Consideration on offset LO contribution in the phase noise of offset PLL architecture

Citations Over Time

Abstract

ABSTRACT Based on experimental results, the phase noise of offset phase locked loop (PLL) is analyzed theoretically and experimented. Analyses are developed both to calculate the in‐band phase noise of a given synthesizer architecture and to predict the impact from the the phase noise of offset local oscillator (LO). This article verifies that the phase noise of offset LO give a direct impact on the in‐band phase noise of frequency synthesizer. © 2013 Wiley Periodicals, Inc. Microwave Opt Technol Lett 55:2699–2701, 2013

Related Papers

• → A VLSI implementation of a frequency synthesizer based on a charge pump PLL(2014)3 cited
• → A 58.3-to-65.4 GHz 34.2 mW sub-harmonically injection-locked PLL with a sub-sampling phase detection(2015)1 cited
• Design and Realization of PLL Frequency Synthesizer Based on MC145156-2(2007)
• Design and Realization of Frequency Source Based on ADF4350 PLL Frequency Synthesizer(2010)
• Design and Realization of PLL Frequency Synthesizer Based on MC145159(2006)