A low‐cost UHF RFID tag chip with AES cryptography engine
Citations Over TimeTop 10% of 2013 papers
Abstract
ABSTRACT In this paper, the design of a low‐cost ultra‐high‐frequency (UHF) Radio Frequency IDentification (RFID) tag chip with an advanced encryption standard (AES) cryptographic engine is presented. The design of digital baseband is verified on a Field‐Programmable Gate Array (FPGA) platform. The whole chip, including a radio frequency frontend, an analog frontend, an Electrically Erasable Programmable Read‐Only Memory (EEPROM), and a baseband with AES engine, is taped out on Semiconductor Manufacturing International Corporation (SMIC) 0.13μm process. The chip area is 1 × 1 mm2, in which 0.6 × 0.3 mm2 is covered by the digital baseband. The power consumption of the entire tag chip is 20.9 μW. The design can work on both two modes of the standard ISO 18000‐6C mode and the security enhanced ISO 18000‐6C mode. To the best of our knowledge, it is the first UHF passive RFID tag chip with AES algorithm in the baseband.
Related Papers
- → Design of an EEPROM for a MCU with the Wide Voltage Range(2010)12 cited
- → Complete transient simulation of flash EEPROM devices(2002)16 cited
- Single poly EEPROM(2003)
- Antifuse OTP ROM and tunneling EEPROM using single-poly standard CMOS process = 단일 폴리 표준 CMOS 공정을 사용한 안티퓨즈 OTP ROM 과 터널링 EEPROM(2004)
- → Design and Implementation of the Simulated EEPROM for the SFP56 Optical Module(2023)