Retiming synchronous circuitry | doi.page