a public good project by the
Synthesis
Company
of California

© 2026

VLSI implementation of distributed arithmetic based block adaptive finite impulse response filter | doi.page

0 citations0 references

Google Scholar doi.org

VLSI implementation of distributed arithmetic based block adaptive finite impulse response filter

Materials Today Proceedings·2020·Vol. 33, pp. 3757–3762

Citations Over Time

pratyushachowdari ch, J. Beatrice Seventline

Related Papers

→ A LUT-Based Approximate Adder(2016)19 cited
→ An Efficient Implementation of FIR Filter Using High Speed Adders For Signal Processing Applications(2020)14 cited
→ Hardware-efficient FIR filters with reduced adder step(2005)7 cited
→ FPGA Implementation of an Optimized Coefficients Pulse Shaping FIR Filters(2006)4 cited
Enhanced LUT for Modified Distributed Arithematic Architecture - FIR Filter(2013)