a public good project by the
Synthesis
Company
of California

© 2026

Low power data processing system with self-reconfigurable architecture | doi.page

0 citations0 references

Google Scholar doi.org

Low power data processing system with self-reconfigurable architecture

Journal of Systems Architecture·2007·Vol. 53(9), pp. 568–576

Citations Over TimeTop 20% of 2007 papers

Michael G. Lorenz, Luis Mengibar, Enrique SanMillan, Luis Entrena

Related Papers

→ Survey on FPGA Architecture and Recent Applications(2019)65 cited
→ Clock and data signals synchronization for an FPGA-based ASIC testing setup(2019)2 cited
→ Design of Data Transmission System Based on FPGA and USB 2.0(2013)1 cited
A New Design Method and Implementation of Dynamic Partial Reconfigurable System(2009)
Communication between DSP and PC Based on USB 2.0(2007)