Low-Temperature Atomic Layer Deposition of Hafnium Oxide for Gating Applications
Citations Over TimeTop 21% of 2022 papers
Abstract
We present a novel low-temperature (30 °C) atomic layer deposition process for hafnium oxide and apply the layers as gate dielectric to fabricate devices out of the thermally sensitive topological insulator HgTe. The key to achieving self-limiting growth at these low temperatures is the incorporation of sufficiently long purge times ( ≥150 s) in the deposition cycles. We investigate the structural and compositional properties of these thin films using X-ray reflectometry and photoelectron spectroscopy, finding a growth rate of 1.6 Å per cycle and an atomic ratio of Hf/O of 1:1.85. In addition, we report on the transport properties of the microstructured devices, which are much enhanced compared to previous device generations. We determine a relative permittivity of ∼15 for our HfO2 layers. Our process considerably reduces the thermal load of the samples during microfabrication and can be adapted to a broad range of materials, enabling the fabrication of high-quality gate insulators on various temperature-sensitive materials.
Related Papers
- → Interface properties study on SiC MOS with high-k hafnium silicate gate dielectric(2018)8 cited
- → Anomalous Behavior of the Dielectric Constant of Hafnium Silicates: A First Principles Study(2007)18 cited
- → Characterization of GOI-MISFET with a High-k Gate Dielectric and Metal Gate Fabricated by New Graded Ge Condensation Method(2007)
- → Low temperature deposition of hafnium silicate gate dielectrics for TFTs on plastic substrates(2003)
- Current Progress of Hf (Zr)-Based High-k Gate Dielectric Thin Films(2007)