Unveiling the Formation Pathway of Single Crystalline Porous Silicon Nanowires

Citations Over TimeTop 1% of 2011 papers

Abstract

Porous silicon nanowire is emerging as an interesting material system due to its unique combination of structural, chemical, electronic, and optical properties. To fully understand their formation mechanism is of great importance for controlling the fundamental physical properties and enabling potential applications. Here we present a systematic study to elucidate the mechanism responsible for the formation of porous silicon nanowires in a two-step silver-assisted electroless chemical etching method. It is shown that silicon nanowire arrays with various porosities can be prepared by varying multiple experimental parameters such as the resistivity of the starting silicon wafer, the concentration of oxidant (H(2)O(2)) and the amount of silver catalyst. Our study shows a consistent trend that the porosity increases with the increasing wafer conductivity (dopant concentration) and oxidant (H(2)O(2)) concentration. We further demonstrate that silver ions, formed by the oxidation of silver, can diffuse upwards and renucleate on the sidewalls of nanowires to initiate new etching pathways to produce a porous structure. The elucidation of this fundamental formation mechanism opens a rational pathway to the production of wafer-scale single crystalline porous silicon nanowires with tunable surface areas ranging from 370 to 30 m(2) g(-1) and can enable exciting opportunities in catalysis, energy harvesting, conversion, storage, as well as biomedical imaging and therapy.

Related Papers

• → Fabrication of local areas of high aspect ratio silicon structures using metal-assisted chemical etching(2023)1 cited
• → Effect of Cu-Assisted Chemical Etching for Black Silicon(2018)2 cited
• → Effect of photo chemical etching and electro chemical etching on the topography of porous silicon wafers surfaces(2019)1 cited
• → Effect of photo chemical etching and electro chemical etching on the topography of porous silicon wafers surfaces(2019)