Domain wall motion based magnetic adder
Electronics Letters2012Vol. 48(17), pp. 1049–1051
Citations Over TimeTop 17% of 2012 papers
Abstract
Presented is the first design of a multi-bit magnetic adder (MA) based on domain wall (DW) motion. All the input and output signals are stored in non-volatile DW shift registers instead of CMOS registers. One can turn off safely the logic circuits without data backup and power them on instantly. This new function promises to overcome completely the rising standby power issue. Moreover, the direct integration of the memory cell in logic circuits reduces greatly the dynamic power dedicated to data moving between logic and memory. An 8-bit MA has been successfully simulated based on a 65 nm node.
Related Papers
- → Reversible-Logic Design With Online Testability(2006)152 cited
- → A 2× logic density Programmable Logic array using atom switch fully implemented with logic transistors at 40nm-node and beyond(2016)5 cited
- → Reconfigurable logic based on tunable periodic characteristics of single-electron transistor(2011)2 cited
- → A new logic synthesis and optimization procedure(2002)2 cited
- Design Of Ternary Logic Gates Using CNTFET(2015)