Partitioned state encoding for low power in FPGAs
Electronics Letters2005Vol. 41(17), pp. 948–949
Citations Over Time
Abstract
The problem of finite state machine (FSM) encoding for low power in field-programmable gate arrays (FPGAs) is addressed. In this technology, one-hot encoding is typically recommended for large FSMs and binary encoding for small FSMs. A partitioned encoding approach is proposed which uses a combination of both binary encoding and zero-one-hot encoding with intermediate code size. Experimental results demonstrate that the proposed encoding approach can produce significant power savings.
Related Papers
- → FPGA-based state encoding using symbolic functional decomposition(2010)9 cited
- → Partitioning based Approach for Finite State Machine State Encoding Targeting Low Power(2003)3 cited
- Encoding of internal states in synthesis and implementation process of automata into FPGAs(2009)
- → Representing Weighted Binary Codes using FPGA(2022)
- → Constitutional and legal bases for the participation of political parties in the formation of representative bodies of state power in the field(2021)