Asynchronous system synthesis based on direct mapping using VHDL and Petri nets
IEE Proceedings - Computers and Digital Techniques2004Vol. 151(3), pp. 209–209
Citations Over TimeTop 10% of 2004 papers
Abstract
A technique is proposed to synthesise system behavioural specifications written in VHDL into speed-independent asynchronous circuits constructed using David cells. This technique combines the advantages of logic synthesis and syntax-directed translation techniques. Coloured Petri nets and labelled Petri nets are used as intermediate formats for datapath and control representation. Speed-independent asynchronous circuits are obtained from these nets via direct translation. Several examples demonstrate the viability of the technique, which produces superior results compared with other ones.
Related Papers
- → CHEMFET modelling for hardware description languages(2003)2 cited
- → VHDL for FPGA design(2002)2 cited
- → Experiences and issues in VHDL-based synthesis(1992)
- Application of VHDL Language in the Electronic Design(2014)
- → Modeling of active compensated KHN band pass filter using standard hardware description language(2009)