CMOS ternary flip-flops and their applications

Citations Over TimeTop 20% of 1988 papers

Abstract

We demonstrate a procedure for designing CMOS ternary circuits based on a discussion of threshold comparison, transmission, and union operations. Using some basic CMOS ternary circuits, we design CMOS ternary flip-flops (tri-flops) such as ternary latch and various master/slave triflops. These tri-flops have two additional binary inverse outputs with a fixed threshold. As examples of sequential circuit design using these triflops, we present a modulo-9 up-counter and a mixed valued counter.

Related Papers

• → Implementation Topology of Full Adder Cells(2019)2 cited
• → Transmission line based short pulse generation circuits in a 0.13 μm complementary metal–oxide–semiconductor technology(2011)3 cited
• → Two-input presetting technique and design of CMOS flip-flops with a high radix(1994)2 cited
• → Optimization of Hybrid CMOS Designs Using a New Energy Efficient 1 Bit Hybrid Full Adder(2018)2 cited
• Design of adiabatic CMOS and traditional CMOS interface circuit(2007)