A PCIe Gen3 based readout for the LHCb upgrade
Citations Over TimeTop 10% of 2014 papers
Abstract
The architecture of the data acquisition system foreseen for the LHCb upgrade, to be installed by 2018, is devised to readout events trigger-less, synchronously with the LHC bunch crossing rate at 40 MHz. Within this approach the readout boards act as a bridge between the front-end electronics and the High Level Trigger (HLT) computing farm. The readout board baseline ATCA-based design requires dedicated crates and foresees the implementation of a local area network protocol directly in the readout board FPGAs. The alternative solution proposed here consists in building the readout boards as PCIe peripherals of the event-builder servers. The main architectural advantage is that protocol and link-technology of the event-builder can be left open until very late, to profit from the most cost-effective industry technology available at the time of the LHC LS2.
Related Papers
- → DAQ Architecture Design of Daya Bay Reactor Neutrino Experiment(2011)24 cited
- → The Fast Readout Unit for General Control and Data Acquisition in Heavy-Ion Experiments(2022)2 cited
- Using VME to leverage legacy CAMAC electronics into a high speed data acquisition system(1997)
- → A small multiparameter data acquisition system based on a VME-PC/AT(1991)2 cited
- → Hardware production quality control for the ATLAS Phase-I readout upgrade(2020)