MATRIX: a 15 ps resistive interpolation TDC ASIC based on a novel regular structure

Citations Over Time

Abstract

This paper presents a 4-channel TDC ASIC with the following features: 15-ps LSB (9.34 ps after calibration), 10-ps jitter, < 4-ps time resolution, up to 10 MHz of sustained input rate per channel, 45 mW of power consumption and very low area (910 215 m 2 ) in a commercial 180 nm technology. The main contribution of this work is the novel design of the clock interpolation circuitry based on a resistive interpolation mesh circuit (patented), a two-dimensional regular structure with very good properties in terms of power consumption, area and low process variability.

Related Papers

• → An approach to consistent jitter modeling for various jitter aspects and measurement methods(2002)77 cited
• → Definitions of jitter measurement terms and relationships(2006)25 cited
• → Enhanced Resolution Jitter Testing Using Jitter Expansion(2007)8 cited
• → Evaluation of the agilent 3458A time jitter performance(2014)3 cited
• → Direct Measurement of Magnetic Timing Jitter in Writers(2021)