A partial scan method for sequential circuits with feedback

Citations Over TimeTop 10% of 1990 papers

Abstract

A method of partial scan design is presented in which the selection of scan flip-flops is aimed at breaking up the cyclic structure of the circuit. Experimental data are given to show that the test generation complexity may grow exponentially with the length of the cycles in the circuit. This complexity grows only linearly with the sequential depth. Graph-theoretic algorithms are presented to select a minimal set of flip-flops for eliminating cycles and reducing the sequential depth. Tests for the resulting circuit are generated by a sequential logic test generator. An independent control of the scan clock allows insertion of scan sequences within the vector sequence produced by the test generator. An independent control of the scan clock allows insertion of scan sequences within the vector sequences produced by the test generator. 98% fault coverage is obtained for a 5000-gate circuit by scanning just 5% of the flip-flops.>

Related Papers

• → ATPG for scan chain latches and flip-flops(2002)26 cited
• → On reducing test application time for scan circuits using limited scan operations and transfer sequences(2005)10 cited
• → A genetic approach to test application time reduction for full scan and partial scan circuits(2002)23 cited
• → Partially parallel scan chain for test length reduction by using retiming technique(2002)4 cited