Synchronization, coherence, and event ordering in multiprocessors
Computer1988Vol. 21(2), pp. 9–21
Citations Over TimeTop 1% of 1988 papers
Abstract
The problems addressed apply to both throughput-oriented and speedup-oriented multiprocessor systems, either at the user level or the operating-system level. basic definitions are provided. Communication and synchronization are briefly explained, and hardware-level and software-level synchronization mechanisms are discussed. The cache coherence problem is examined, and solutions are described. Strong and weak ordering of events is considered. The user interface is discussed.>
Related Papers
- → A Comparison of Two Approaches to Parallel Simulation of Multiprocessors(2007)11 cited
- → Parallel Processing using Data Localization for MPEG2 Encoding on OSCAR Chip Multiprocessor(2005)6 cited
- → Design of a scalable multiprocessor architecture and its simulation(2001)1 cited
- → A new solution of coherence protocol for tightly coupled multiprocessor systems(1990)13 cited
- → Multiprocessing on the Nubus using cache inhibited pages(1988)2 cited