A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme

Citations Over TimeTop 10% of 1995 papers

Abstract

While the performance of flash memory exceeds hard disk drives in almost every category, the cost of flash memory must come down in order to gain wider acceptance in mass storage applications. This paper describes a 3.3 V-only 32 Mb NAND flash memory that achieves not only high performance but also low cost with a 94.9 mm/sup 2/ die size, improved yields, and a simple process with 0.5 /spl mu/m CMOS technology. Die size is reduced by eliminating high voltage operation on the bitlines through a self boosted program inhibit voltage generation scheme. Incremental-step-pulse programming results in a 2.3 MB/s program data rate as well as improved process variation tolerance. Interleaved data paths and a boosted wordline results in a 25 ns burst cycle time and a 24 MB/s read data rate. Maximum operating current is less than 8 mA.

Related Papers

• → A scaling scenario of asymmetric coding to reduce both data retention and program disturbance of NAND flash memories(2013)10 cited
• → New Statistical Data and Modeling of Stress-Induced Leakage Current in 3D-NAND Floating Gate Non-Volatile Flash Memories(2021)3 cited
• → Overcoming the low cell current bottleneck of 3D NAND flash memory array with novel device design(2023)1 cited
• → Optimal Floating Gate Potential for Extending Data Retention of Post-Baking Method in Sub-20 nm Triple Level per Cell NAND Flash Memory(2016)
• → Data pre-emphasis based retention reliability enhance scheme for MLC NAND Flash memories(2015)