Dual-state systolic architectures for up/downdating RLS adaptive filtering

Citations Over TimeTop 23% of 1992 papers

Abstract

A dual-state systolic structure to perform joint up/down-dating operations encountered in windowed recursive least-squares, (RLS) estimation problems is proposed. It is based on successively performing Givens rotations for updating and hyperbolic rotations for downdating. Due to data independence, a series of Givens and hyperbolic rotations can be interleaved and parallel processing can be achieved by alternatively performing updating and downdating both in time and space. This flip-flop nature of up/down-dating characterizes the feature of the dual-state systolic triarray. Efficient implementation on the evaluation of optimal residuals is also considered. This systolic architecture is promising for the VLSI implementation of fixed size sliding-window recursive least-squares estimations.>

Related Papers

• → A unified VLSI algorithm for a high performance systolic array implementation of type IV DCT/DST(2013)6 cited
• → A new systolic array algorithm for memory-based VLSI array implementation of DCT(2002)15 cited
• → A VLSI algorithm for a systolic array implementation of type IV DST based on a pseudo-band correlation structure(2011)3 cited
• → On the formal derivation of a systolic array for recursive least squares estimation(2002)6 cited