Timing analysis for extended burst-mode circuits

Abstract

We describe an efficient timing analysis technique for extended burst-mode circuits implemented according to the 3D design style. Gate-level 3D circuits with uncertain component delays are analyzed, and safe bounds on timing constraints for correct circuit operation are computed. We employ two passes of multi-valued logic simulation to precisely identify gates where timing constraint violations manifest themselves. Signal propagation delay bounds from the primary inputs to these gates are then used to compute global timing constraints for correct circuit operation. Timing constraints identified by our tool represent conservative approximations to the true timing requirements in the worst-case. In practice, our results are accurate on almost all of the 3D benchmarks we have experimented with.

Related Papers

• → Gate delay modeling with multiple input switching for static (statistical) timing analysis(2006)21 cited
• → Primitive path delay faults: identification and their use in timing analysis(2000)17 cited
• → Timing analysis based on primitive path delay fault identification(1997)4 cited
• → An innovative linear response time-to-digital converter with a branched propagation delay chain(2000)
• → SlewFTA: Functional Timing Analysis Considering Slew Propagation(2022)