Ring Oscillator Clocks and Margins

Citations Over TimeTop 10% of 2016 papers

Abstract

How much margin do we have to add to the delay lines of a bundled-data circuit? This paper is an attempt to give a methodical answer to this question, taking into account all sources of variability and the existing EDA machinery for timing analysis and sign-off. The paper is based on the study of the margins of a ring oscillator that substitutes a PLL as clock generator. A timing model is proposed that shows that a 12% margin for delay lines can be sufficient to cover variability in a 65nm technology. In a typical scenario, performance and energy improvements between 15% and 35% can be obtained by using a ring oscillator instead of a PLL. The paper concludes that a synchronous circuit with a ring oscillator clock shows similar benefits in performance and energy as those of bundled-data asynchronous circuits.

Related Papers

• → A direct-skew-detect synchronous mirror delay for application-specific integrated circuits(1999)29 cited
• → A fast-lock synchronous multi-phase clock generator based on a time-to-digital converter(2009)5 cited
• → Design self-synchronized clock distribution networks in an SoC ASIC using DLL with remote clock feedback(2002)5 cited
• → A digital clock generator for an ATM switch implemented with multiphase clock(1998)1 cited
• Multirate ΣΔ modulator를 위한 멀티 페이즈 논오버랩핑 클럭 발생기의 구현(2013)