On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs
Citations Over TimeTop 1% of 2005 papers
Abstract
Triple modular redundancy (TMR) is a suitable fault tolerant technique for SRAM-based FPGA. However, one of the main challenges in achieving 100% robustness in designs protected by TMR running on programmable platforms is to prevent upsets in the routing from provoking undesirable connections between signals from distinct redundant logic parts, which can generate an error in the output. This paper investigates the optimal design of the TMR logic (e.g., by cleverly inserting voters) to ensure robustness. Four different versions of a TMR digital filter were analyzed by fault injection. Faults were randomly inserted straight into the bitstream of the FPGA. The experimental results presented in this paper demonstrate that the number and placement of voters in the TMR design can directly affect the fault tolerance, ranging from 4.03% to 0.98% the number of upsets in the routing able to cause an error in the TMR circuit.
Related Papers
- → A research of dual-port SRAM cell using 8T(2010)7 cited
- → Extreme latchup susceptibility in modern commercial-off-the-shelf (COTS) monolithic 1m and 4M CMOS static random-access memory (SRAM) devices(2005)25 cited
- → Write-back technique for single-ended 7T SRAM cell(2017)5 cited
- → Миниатюрный кодек коррекции многобитных смежных ошибок на базе FPGA для применения в SRAM(2020)
- STTRAM을 이용한 L1 캐쉬 메모리 설계 및 성능, 에너지, 면적 측면 분석(2015)