Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization

Citations Over TimeTop 10% of 2005 papers

Abstract

Coarse-grained reconfigurable architectures aim to achieve goals of both high performance and flexibility. However, existing reconfigurable array architectures require many resources without considering the specific application domain. Functional resources that take long latency and/or large area can be pipelined and/or shared among the processing elements. Therefore, the hardware cost and the delay can be effectively reduced without any performance degradation for some application domains. We suggest such a reconfigurable array architecture template and a design space exploration flow for domain-specific optimization. Experimental results show that our approach is much more efficient, in both performance and area, compared to existing reconfigurable architectures.

Related Papers

• → Architecture Exploration for a Reconfigurable Architecture Template(2005)166 cited
• → Parallel High-Level Synthesis Design Space Exploration for Behavioral IPs of Exact Latencies(2017)32 cited
• → The design of a new FPGA architecture(1995)12 cited
• → Advances and trends in FPGA design(2004)
• Structure Description Method for Hierarchical FPGA Based on VPR(2009)