A Fault Detection and Recovery Architecture for a Teradevice Dataflow System
Citations Over TimeTop 14% of 2011 papers
Abstract
Future computing systems (Teradevices) will probably contain more than 1000 cores on a single die. To exploit this parallelism, threaded dataflow execution models are promising, since they provide side-effect free execution and reduced synchronization overhead. But the terascale transistor integration of such chips make them orders of magnitude more vulnerable to voltage fluctuation, radiation, and process variations. This means reliability techniques have to be an essential part of such future systems, too.In this paper, we conceptualize a fault tolerant architecture for a scalable threadeddataflow system. We provide methods to detect permanent, intermittent, and transientfaults during the execution. Furthermore, we propose a recovery technique for dataflow threads.
Related Papers
- → Issues in Dataflow Computing(1993)43 cited
- → Dataflow-Based Parallelization of Control-Flow Algorithms(2016)13 cited
- Dataflow Architectures: Flexible Platforms for Neural Network Simulation(1989)
- → Implementation of perception algorithm using DataFlow paradigm(2016)1 cited
- → Cache memories in dataflow architecture(2002)