Parity-Based Fault Detection Architecture of S-box for Advanced Encryption Standard

Citations Over TimeTop 10% of 2006 papers

Abstract

In this paper, the authors present parity-based fault detection architecture of the S-box for designing high performance fault detection structures of the advanced encryption standard. Instead of using look-up tables for the S-box and its parity prediction, logical gate implementations based on the composite field are utilized. After analyzing the error propagation for injected single faults, the authors modify the original S-box and suggest fault detection architecture for the S-box. Using the closed formulations for the predicted parity bits, the authors propose a parity-based fault detection scheme for reaching the maximum fault coverage. Moreover, the overhead costs, including space complexity and time delay of our modified S-box and the parity predictions are also compared to those of the previously reported ones

Related Papers

• → New Area Record for the AES Combined S-Box/Inverse S-Box(2018)24 cited
• → Design for Security of Block Cipher S-Boxes to Resist Differential Power Attacks(2012)14 cited
• → Performance Analysis of Advanced Encryption Standard (AES) S-boxes(2020)14 cited
• → Current implementation of advance encryption standard (AES) S-Box(2018)3 cited
• → Incorporation of Wave Pipelined Techniques into Composite S-Box and AES Architectures(2014)