Transformation-Based Exploration of Data Parallel Architecture for Customizable Hardware: A JPEG Encoder Case Study
Citations Over TimeTop 15% of 2012 papers
Abstract
In this paper, we present a method for the design of MPSoCs for complex data-intensive applications. This method aims at a blend exploration of the communication, the memory system architecture and the computation resource parallelism. The proposed method is exemplified on a JPEG Encoder case study by describing all the design steps. Our method allows for a JPEG encoder implementation having a throughput increase of 84% and an increase of the achievable FPGA maximum frequency f <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">max of 64% with an area overhead of 6 with respect to a reference solution. Our method is also assessed with additional explorations of applications from different domains.
Related Papers
- → Improved DCT coefficient analysis for forgery localization in JPEG images(2011)178 cited
- → No-Reference JPEG Image Quality Assessment Based on Blockiness and Luminance Change(2017)44 cited
- → Image quality prediction for DCT-based compression(2017)23 cited
- → Lossless Recompression of JPEG Images Using Transform Domain Intra Prediction(2022)9 cited
- → JPEG Steganalysis Using the Relations Between DCT Coefficients(2022)2 cited