Single bit error correction implementation in CRC-16 on FPGA
2005pp. 319–322
Citations Over TimeTop 10% of 2005 papers
Abstract
Framing protocols employ cyclic redundancy check (CRC) to detect errors incurred during transmission. Generally whole frame is protected using CRC and upon detection of error, retransmission is requested. But certain protocols demand for single bit error correction capabilities for the header part of the frame, which often plays an important role in receiver synchronization. At a speed of 10 Gbps, header error correction implementation in hardware can be a bottleneck. This work presents a hardware efficient way of implementing CRC-16 over 16 bits of data, multiple bit error detection and single bit error correction on FPGA device.
Related Papers
- → An Efficient Forward Error Correction Scheme for Wireless Sensor Network(2012)21 cited
- → The Powerful Combined Effect of Forward Error Correction and Automatic Repeat Request to Improve the Reliability in the Wireless Communications(2015)15 cited
- → Performance evaluation of Forward Error Correction in ATM networks(1992)106 cited
- → Packet header FEC(2010)3 cited
- → The Error Detection of the Cell Header in ATM System(2010)