A delay model and speculative architecture for pipelined routers

Citations Over TimeTop 10% of 2002 papers

Abstract

This paper introduces a router delay model that accurately models key aspects of modern routers. The model accounts for the pipelined nature of contemporary routers, the specific flow control method employed the delay of the flow control credit path, and the sharing of crossbar ports across virtual channels. Motivated by this model, we introduce a microarchitecture for a speculative virtual-channel router that significantly reduces its router latency to that of a brown hole router. Simulations using our pipelined model give results that differ considerably from the commonly assumed 'unit-latency' model which is unreasonably optimistic. Using realistic pipeline models, we compare wormhole and virtual-channel flow control. Our results show that a speculative virtual-channel router has the same per-hop router latency as a wormhole router while improving throughput by up to 40%.

Related Papers

• → A virtual channel router for on-chip networks(2004)80 cited
• → Design of an Adaptive and Reliable Network on Chip Router Architecture Using FPGA(2019)6 cited
• → Performance and Evaluation of Loopback Virtual Channel Router with Heterogeneous Router for On-Chip Network(2014)3 cited
• A virtual channel router for on-chip networks(2004)