Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling

Citations Over TimeTop 1% of 2004 papers

Abstract

As clock frequency increases and feature size decreases, clock distribution and wire delays present a growing challenge to the designers of singly-clocked, globally synchronous systems. We describe an alternative approach, which we call a multiple clock domain (MCD) processor, in which the chip is divided into several clock domains, within which independent voltage and frequency scaling can be performed. Boundaries between domains are chosen to exploit existing queues, thereby minimizing inter-domain synchronization costs. We propose four clock domains, corresponding to the front end , integer units, floating point units, and load-store units. We evaluate this design using a simulation infrastructure based on SimpleScalar and Wattch. In an attempt to quantify potential energy savings independent of any particular on-line control strategy, we use off-line analysis of traces from a single-speed run of each of our benchmark applications to identify profitable reconfiguration points for a subsequent dynamic scaling run. Using applications from the MediaBench, Olden, and SPEC2000 benchmark suites, we obtain an average energy-delay product improvement of 20% with MCD compared to a modest 3% savings from voltage scaling a single clock and voltage system.

Related Papers

• → Chaining Clock Synchronization: An Energy-Efficient Clock Synchronization Scheme for Wireless Sensor Networks(2009)9 cited
• → Design of synchronous pipeline digital systems operating in double-edge of the clock(2013)1 cited
• → Statistical timing analysis of nonzero clock skew circuits(2008)1 cited
• → Measuring one-way delay with multiple clock dynamics(2004)2 cited
• → Digital-Twin-Based Clock Synchronization in Industrial IoT Systems(2023)