Leakage Current Reduction in Data Caches on Embedded Systems
Citations Over TimeTop 10% of 2007 papers
Abstract
Nowadays, embedded systems can be found in a wide range of pervasive devices (e.g., smart phones, PDAs, or video/digital cameras). These devices contain large cache memories, whose power consumption can reach about 50% of the total spent energy, from which leakage energy is the predominant fraction in current technologies. This paper proposes a technique to reduce leakage energy consumption in data caches on embedded systems, which is based on the fact that most stored bits take a logical value of zero. The proposed technique has been evaluated on a model of a contemporary high-end embedded microprocessor, namely the ARM Cortex A8 processor, executing a set of standard embedded benchmarks. Experimental results show that leakage energy savings reach about 40% with no IPC loss.
Related Papers
- → The history of the microprocessor(2002)22 cited
- SPI in AVR microprocessor(2005)
- SX Microprocessor and its Application in the Digital Measurement of Inductance(2001)
- Power-Saving Techniques and Future Design of SPARC64 V/VI(2008)
- → Microprocessor Basic Structures and their Needs for Special Interfaces(1985)