Efficient Direct User Level Sockets for an Intel® Xeon™ Processor Based TCP On-Load Engine

Abstract

Intel Labs has continued development of the embedded transport acceleration (ETA) software prototype that uses one of the Intel/spl reg/ Xeon/spl trade/ processors in a multi-processor server as a packet processing engine (PPE) that is closely tied to the server's core CPU and memory complex. We have further developed the prototype to provide support for user-level, asynchronous interface for sockets. The direct user socket interface (DUSI) allows user-level applications to interface directly to the PPE using familiar socket commands and semantics. The prototype runs in an asymmetric multiprocessing mode, in that the PPE does not run as a general computing resource for the host operating system. We describe the prototype software architecture, the DUSI application interface, and detail our measurement and analysis of some micro-benchmarks. In particular, we measure throughput for transactions and end-to-end latency as the key metrics for the analysis.

Related Papers

• → Optimizing the PCIT algorithm on stampede's Xeon and Xeon Phi processors for faster discovery of biological networks(2013)18 cited
• → CHAOS: a parallelization scheme for training convolutional neural networks on Intel Xeon Phi(2017)25 cited
• → Training Large Scale Deep Neural Networks on the Intel Xeon Phi Many-Core Coprocessor(2014)22 cited
• → Compressing three-dimensional sparse arrays using inter- and intra-task parallelization strategies on Intel Xeon and Xeon Phi(2016)1 cited
• → Performance Aspects of Collocated and Staggered Grids for Particle-in-Cell Plasma Simulation(2017)1 cited