Reducing Power with Performance Constraints for Parallel Sparse Applications

Citations Over TimeTop 10% of 2005 papers

Abstract

Sparse and irregular computations constitute a large fraction of applications in the data-intensive scientific domain. While every effort is made to balance the computational workload in such computations across parallel processors, achieving sustained near machine-peak performance with close-to-ideal load balanced computation-to-processor mapping is inherently difficult. As a result, most of the time, the loads assigned to parallel processors can exhibit significant variations. While there have been numerous past efforts that study this imbalance from the performance viewpoint, to our knowledge, no prior study has considered exploiting the imbalance for reducing power consumption during execution. Power consumption in large-scale clusters of workstations is becoming a critical issue as noted by several recent research papers from both industry and academia. Focusing on sparse matrix computations in which underlying parallel computations and data dependencies can be represented by trees, this paper proposes schemes that save power through voltage/frequency scaling. Our goal is to reduce overall energy consumption by scaling the voltages/frequencies of those processors that are not in the critical path; i.e., our approach is oriented towards saving power without incurring performance penalties.

Related Papers

• → Sparse Matrix Multiplication On An Associative Processor(2014)35 cited
• → Efficient Tiled Sparse Matrix Multiplication through Matrix Signatures(2020)18 cited
• → Performance evaluation of Sparse Matrix-Matrix Multiplication(2013)3 cited
• → SpMacho - Optimizing Sparse Linear Algebra Expressions with Probabilistic Density Estimation(2015)7 cited
• → Blocking Techniques for Sparse Matrix Multiplication on Tensor Accelerators(2022)1 cited