An Architecture for Software-Based iSCSI on Multiprocessor Servers
Citations Over Time
Abstract
To achieve IP-converged cluster deployments, the performance and scalability of iSCSI must approach that of FC SANs. We recognize and quantify that the major overhead of iSCSI comes from TCP/IP processing. Industry has largely responded with TCP offload engines (TOEs) and iSCSI storage adapters. As an alternative, this paper shows a software implementation of iSCSI on generic OSes and processors. The trend towards chip multiprocessing (CMP) and integrated memory controllers (MCH) largely motivated our direction. With CMP, increased processing power is delivered through multiple cores per processor; on-die MCH allows memory bandwidth to scale better with processor speeds. Our approach and analysis shows the effectiveness of partitioning the workload suitable for a CMP system, allowing iSCSI to scale with the increasing processing power and memory bandwidth of servers over time.
Related Papers
- → A performance analysis of the iSCSI protocol(2003)99 cited
- → Analysis of iSCSI short blocks access(2007)2 cited
- → Performance Evaluation of Storage Area Network(SAN)With internet Small Computer System Interface (iSCSI)For Local System PC(2020)1 cited
- Study of IP SAN Storage Solution Based on Protocol of iSCSI in Montioring System(2012)
- → A Performance Evaluation of Storage Area Network (SAN)With internet Small Computer System Interface (iSCSI)For Local System PC(2020)