A Dual-Consistency Cache Coherence Protocol

Citations Over TimeTop 10% of 2015 papers

Abstract

Weak memory consistency models can maximize system performance by enabling hardware and compiler optimizations, but increase programming complexity since they do not match programmers' intuition. The design of an efficient system with an intuitive memory model is an open challenge. This paper proposes SPEL, a dual-consistency cache coherence protocol which simultaneously guarantees the strongest memory consistency model provided by the hardware and yields improvements in both performance and energy consumption. The design of the protocol exploits a compile-time identification of code regions which can be executed under a less restrictive, thus optimized protocol, without harming correctness. Outside these regions, code is executed under a more restrictive protocol which enforces sequential consistency. Compared to a standard directory protocol, we show improvements in performance of 24% and reductions in energy consumption of 32%, on average, for a 64-core chip multiprocessor.

Related Papers

• → Location consistency-a new memory model and cache consistency protocol(2000)84 cited
• → Automatic Implementation of Programming Language Consistency Models(2005)18 cited
• → RC3: Consistency Directed Cache Coherence for x86-64 with RC Extensions(2015)12 cited
• → Scalability of relaxed consistency models in NoC based multicore architectures(2009)7 cited
• → Reducing write latencies for shared data in a multiprocessor with a multistage network(1992)2 cited