Exploiting DMA for Performance and Energy Optimized STREAM on a DSP

Citations Over TimeTop 21% of 2014 papers

Abstract

Energy efficiency is of major concern in HPC. DSP architectures have the potential to offer highly competitive energy efficiency for applications requiring 64-bit floating-point precision. For STREAM, we achieved 1.47GB/J energy efficiency and 96% DDR3 memory bandwidth utilization on the Texas Instruments TMS320C6678 DSP by using its DMA engines for prefetching to avoid cache misses, which cause pipeline stalls in the DSP's cores, and to prevent write-allocate loads, which would significantly reduce performance. The DMA engines were also used to coordinate the DSPs cores and schedule main memory accesses to improve DDR3 bandwidth utilization. We briefly describe the instrumentation that we designed and implemented for accurate measurement of the core-related, on-chip memory, and DDR3 power consumption and the effectiveness of the DSP's power saving mechanisms to trade-off performance and energy efficiency.

Related Papers

• → Design and implementaton of SRAM macro unit(2017)8 cited
• → Radiation tolerant capacitor-SRAM without area overhead(2024)7 cited
• → Variability-aware 7T SRAM circuit with low leakage high data stability SLEEP mode(2015)12 cited
• → SRAM on-chip monitoring methodology for high yield and energy efficient memory operation at near threshold voltage(2020)2 cited
• → Self-healing integrated circuits/systems in semiconductor nanometer technologies(2020)