Design of an Accuracy Enhanced Imprecise Adder with Half Adder-based Approximation

Abstract

This paper proposes a new approximate adder that increases the accuracy of addition while ensuring acceptable hardware performance. The proposed adder implemented with a 32-nm CMOS technology reduces the area, power, and delay by 40%, 43%, and 50% of those of the traditional accurate adder, respectively. Moreover, the proposed adder shows a better tradeoff performance than the existing approximate adders considered in this paper when jointly evaluating both accuracy and hardware performance. Specifically, the proposed adder enhances power-mean relative error distance (MRED) product, energy-MRED product, and area-MRED product by up to 65%, 65%, and 64% compared to the approximate adder considered herein.

Related Papers

• Power and Delay Comparison in betweenDifferent types of Full Adder Circuits(2012)
• Design and Comparative Analysis of CMOS Full Adder Cells Using Tanner EDA Tool(2014)
• PROPAGATION DELAY BASED COMPARISON OF(2014)
• → Design of 2-Bit Parallel Asynchronous Self-timed Adder and 2-Bit Parallel Adder Using Radix Adder(2017)
• Design and FPGA implementation of a high speed and low power 64-bit adder(2018)