Parameterized FIR Filtering IP Cores for Reusable SoC Design
2006pp. 554–559
Citations Over Time
Abstract
In this paper, intellectual property (IP) cores for unfolded direct form (UDF) and folded direct form (FDF) FIR filters are presented. The proposed IP cores are parameterized and programmable in terms of data bits, coefficient bits, filter order and the type of filter (low pass, high pass, band pass etc). The IP cores are implemented for 8 bit and 16 bit data and coefficient widths on XC3sl000ft256-4 device. The parameterized IP cores can be used for reusable system-on-chip (SoC) design. Core architectures of UDF and FDF FIR Filter are described in detail and favorable results for area/speed performance are reported
Related Papers
- → Performance analysis of low pass FIR filters design using Kaiser, Gaussian and Tukey window function methods(2013)27 cited
- → Approximate implementation of FIR filters on FPGA(2018)3 cited
- → On the parameterized complexity of approximate counting(2011)3 cited
- Susquehanna Chorale Spring Concert "Roots and Wings"(2017)
- → ИСПОЛЬЗОВAНИЕ ПОТЕНЦИAЛA СОЦИAЛЬНЫХ ПAРТНЕРОВ В ПОДГОТОВКЕ БУДУЩИХ ПЕДAГОГОВ(2024)