Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors
IEEE Computer Architecture Letters2006Vol. 5(1), pp. 4–4
Citations Over TimeTop 10% of 2006 papers
Abstract
This paper evaluates asymmetric cluster chip multiprocessor (ACCMP) architectures as a mechanism to achieve the highest performance for a given power budget. ACCMPs execute serial phases of multithreaded programs on large high-performance cores whereas parallel phases are executed on a mix of large and many small simple cores. Theoretical analysis reveals a performance upper bound for symmetric multiprocessors, which is surpassed by asymmetric configurations at certain power ranges. Our emulations show that asymmetric multiprocessors can reduce power consumption by more than two thirds with similar performance compared to symmetric multiprocessors
Related Papers
- → Design considerations for a heterogeneous tightly-coupled multiprocessor system(1975)9 cited
- → A problem of data processing organization in multiprocessor computing systems(1983)
- → Algorithms for Scheduling Inhomogeneous Multiprocessor Computers(1984)
- Optimization of Embedded Operating System RTEMS Based on Multiprocessor(2007)
- THE LEAST-FIT ALGORITHM FOR IMPLEMENTING TASKS DISTRIBUTION IN MULTIPROCESSOR SYSTEM WITH MANY DIFFERENT STRUCTURES(1997)