VT Matrix Multiply Design for MEMOCODE '07

Abstract

This design presents a system optimized for complex matrix multiplications on the XUP Virtex-II board. Utilizing the GEZEL HW/SW co-simulation environment, the resulting system achieves ~25x speedup over a standard software only implementation. Further system level optimization (with DMA) results in the same coprocessor being speedup by at least another order of magnitude.

Related Papers

• → Development of SEU Monitor System for SEU detection and correction in virtex-5 FPGA(2011)4 cited
• 재구성 가능한 코프로세서의 속도 향상을 위한 새로운 스케줄링과 맵핑(2007)
• Testing and Diagnosis for Both Interconnect Resources and CLBs in Virtex Series FPGAs(2014)
• Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs(2004)