A flexible formal verification framework for industrial scale validation
2011pp. 89–97
Citations Over TimeTop 10% of 2011 papers
Abstract
In recent years, leading microprocessor companies have made huge investments to improve the reliability of their products. Besides expanding their validation and CAD tools teams, they have incorporated formal verification methods into their design flows. Formal verification (FV) engineers require extensive training, and FV tools from CAD vendors are expensive. At first glance, it may seem that FV teams are not affordable by smaller companies. We have not found this to be true. This paper describes the formal verification framework we have built on top of publicly-available tools. This framework gives us the flexibility to work on myriad different problems that occur in microprocessor design.
Related Papers
- → Speed up the validation process by formal veerification method(2020)3 cited
- → Design verification using formal techniques(2002)4 cited
- → Promising directions in hardware design verification(2003)4 cited
- → Review on Spacecraft Formal System Design Verification(2008)2 cited
- → Functional verification(2009)2 cited