Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies
Citations Over TimeTop 10% of 2010 papers
Abstract
Inclusive caches are commonly used by processors to simplify cache coherence. However, the trade-off has been lower performance compared to non-inclusive and exclusive caches. Contrary to conventional wisdom, we show that the limited performance of inclusive caches is mostly due to inclusion victims—lines that are evicted from the core caches to satisfy the inclusion property—and not the reduced cache capacity of the hierarchy due to the duplication of data. These inclusion victims are incorrectly chosen for replacement because the last-level cache (LLC) is unaware of the temporal locality of lines in the core caches. We propose Temporal Locality Aware (TLA) cache management policies to allow an inclusive LLC to be aware of the temporal locality of lines in the core caches. We propose three TLA policies: Temporal Locality Hints (TLH), Early Core Invalidation (ECI), and Query Based Selection (QBS). All three policies improve inclusive cache performance without requiring any additional hardware structures. In fact, QBS performs similar to a non-inclusive cache hierarchy.
Related Papers
- → Energy-Aware Cache Coherence Protocol for Chip-Multiprocessors(2006)15 cited
- → Cache Coherence issues and Solution: A Review(2022)3 cited
- → A SystemC Cache Simulator for a Multiprocessor Shared Memory System(2013)
- → Cache alternatives concerning cache coherence in NoC-based MPSoC platform(2010)
- A Study of Some Design Choices for Improving the Performance of a Shared Cache System(1990)