Cache-Conscious Wavefront Scheduling

Citations Over TimeTop 1% of 2012 papers

Abstract

This paper studies the effects of hardware thread scheduling on cache management in GPUs. We propose Cache-Conscious Wave front Scheduling (CCWS), an adaptive hardware mechanism that makes use of a novel intra-wave front locality detector to capture locality that is lost by other schedulers due to excessive contention for cache capacity. In contrast to improvements in the replacement policy that can better tolerate difficult access patterns, CCWS shapes the access pattern to avoid thrashing the shared L1. We show that CCWS can outperform any replacement scheme by evaluating against the Belady-optimal policy. Our evaluation demonstrates that cache efficiency and preservation of intra-wave front locality become more important as GPU computing expands beyond use in high performance computing. At an estimated cost of 0.17% total chip area, CCWS reduces the number of threads actively issued on a core when appropriate. This leads to an average 25% fewer L1 data cache misses which results in a harmonic mean 24% performance improvement over previously proposed scheduling policies across a diverse selection of cache-sensitive workloads.

Related Papers

• → Location cache(2004)28 cited
• → ROBTIC: An On-chip Instruction Cache Design for Low Power Embedded Systems(2009)5 cited
• → The i486 microprocessor integrated cache and bus interface(2002)4 cited
• → Hybrid-way Cache for Mobile Processors(2011)3 cited
• Energy-Performance Efficient 2-Level Data Cache Architecture for Embedded System(2010)