Razor: circuit-level correction of timing errors for low-power operation
IEEE Micro2004Vol. 24(6), pp. 10–20
Citations Over TimeTop 10% of 2004 papers
Daniel Ernst, Shidhartha Das, Sang Hyun Lee, David Blaauw, T. Austin, Trevor Mudge, Nam Sung Kim, Krisztián Flautner
Abstract
Dynamic voltage scaling is one of the more effective and widely used methods for power-aware computing. We present a DVS approach that uses dynamic detection and correction of circuit timing errors to tune processor supply voltage and eliminate the need for voltage margins.
Related Papers
- → Dynamic voltage scaling and power management for portable systems(2001)216 cited
- → On-Line Dynamic Voltage Scaling on Processor with Discrete Frequency and Voltage Levels(2007)11 cited
- A METHOD BASED ON DYNAMIC VOLTAGE SCALING TECHNIQUE FOR POWER OPTIMIZATION(2016)
- → Error rate control through Dynamic Frequency Scaling for minimum-energy point operation in razor-based processors(2016)
- → Feedback Earliest Deadline First Exploiting Hardware Assisted Voltage Scaling(2013)