Synergistic Processing in Cell's Multicore Architecture
IEEE Micro2006Vol. 26(2), pp. 10–24
Citations Over TimeTop 1% of 2006 papers
Abstract
Eight synergistic processor units enable the Cell Broadband Engine's breakthrough performance. The SPU architecture implements a novel, pervasively data-parallel architecture combining scalar and SIMD processing on a wide data path. A large number of SPUs per chip provide high thread-level parallelism. The streamlined architecture provides an efficient multithreaded execution environment for both scalar and SIMD threads and represents a reaffirmation of the RISC principles of combining leading edge architecture and compiler optimizations. These design decisions have enabled the Cell BE to deliver unprecedented supercomputer-class compute power for consumer applications
Related Papers
- → A Review of Supercomputer Performance Monitoring Systems(2021)6 cited
- 슈퍼컴퓨터센터의 최적 운영환경을 위한 기반시설 용량 산정에 관한 연구(2010)
- → The Next-generation Supercomputer and Visuakization(2006)
- Multi-level Structure Abstract and Description of Supercomputer(2008)
- → Theory and Practice of Efficient Supercomputer Management(2017)