Tolerance to defective memristors in a neuromorphic learning circuit
2014Vol. 5, pp. 243–249
Citations Over TimeTop 18% of 2014 papers
Abstract
This paper describes a memristor based neuromorphic circuit that is capable of learning. Target memristors within the crossbar circuit were set to be stuck in either high or low resistance states to observe fault tolerance within the memristor crossbar. The simulations are carried out in SPICE using a detailed memristor model so that the crossbar is simulated as accurately as possible. In some cases the circuit was able to successfully learn when half of the memristors in the crossbar were set to be defective. Due to additional bias circuitry, this neuromorphic memristive learning circuit appears to be more tolerant to error than alternative designs.
Related Papers
- → A Dynamical Compact Model of Diffusive and Drift Memristors for Neuromorphic Computing(2021)40 cited
- → Observation and characterization of memristor current spikes and their application to neuromorphic computation(2012)25 cited
- → Analysis of a memristor based 1T1M crossbar architecture(2011)21 cited
- → Editorial Special Issue for 50th Birthday of Memristor Theory and Application of Neuromorphic Computing Based on Memristor—Part I(2021)12 cited
- → Implementation of organic RRAM with ink-jet printer: from design to using in RFID-based application(2021)