MATRIX: A novel two-dimensional resistive interpolation 15 ps time-to-digital converter ASIC
2016pp. 1–3
Citations Over Time
Abstract
This paper presents a 4-channel TDC chip demonstrator with the following features: 15-ps bin width, 1280 ns dynamic range, dead time <; 20 ns, up to 10 MHz of sustained input rate per channel, around 45 mW of power consumption and very low area in a 180 nm technology. The main contribution of this work is the novel design of the clock interpolation circuitry which is based on a resistive interpolation mesh circuit (patented), a two-dimensional regular structure with outstanding performance in terms of power consumption, area and low process variability.
Related Papers
- Effects of vibration on loads in a corrugated model grain bin(1994)
- → Bin weather data for different climates of Turkey(2017)1 cited
- → Bin weather data for different climates of Turkey(2017)1 cited
- → Bin-Bin Correlation Measurement by the Bunching-Parameter Method(1996)2 cited
- → Influence of the bin-to-bin and inside bin correlations on measured quantities(2003)1 cited