Evaluating and Optimizing OpenCL Kernels for High Performance Computing with FPGAs

Citations Over TimeTop 1% of 2016 papers

Abstract

We evaluate the power and performance of the Rodinia benchmark suite using the Altera SDK for OpenCL targeting a Stratix V FPGA against a modern CPU and GPU. We study multiple OpenCL kernels per benchmark, ranging from direct ports of the original GPU implementations to loop-pipelined kernels specifically optimized for FPGAs. Based on our results, we find that even though OpenCL is functionally portable across devices, direct ports of GPU-optimized code do not perform well compared to kernels optimized with FPGA-specific techniques such as sliding windows. However, by exploiting FPGA-specific optimizations, it is possible to achieve up to 3.4x better power efficiency using an Altera Stratix V FPGA in comparison to an NVIDIA K20c GPU, and better run time and power efficiency in comparison to CPU. We also present preliminary results for Arria 10, which, due to hardened FPUs, exhibits noticeably better performance compared to Stratix V in floating-point-intensive benchmarks.

Related Papers

• → Reflections on the creation of a real-time parallel benchmark suite(1999)1 cited
• → Austin RCS Benchmark Suite Developments(2019)5 cited
• → Perspector: Benchmarking Benchmark Suites(2023)1 cited
• → PSB2: The Second Program Synthesis Benchmark Suite(2021)4 cited
• → An evaluation of the Meiko CS-2 using the GENESIS Benchmark Suite(1994)2 cited