High throughput implementation of the new secure hash algorithm through partial unrolling
2006pp. 99–103
Citations Over Time
Abstract
A design approach to create small-sized high-speed implementation of the new version of secure hash algorithm is proposed. The resulted design can be easily embedded to operate in HMAC IP cores, providing a high degree of security. The proposed implementation does not introduce significant area penalty, compared to other competitive designs. However the achieved throughput presents an increase compared to commercially available IP cores that range from 43%-1830%.
Related Papers
- → Efficient implementation of the keyed-hash message authentication code (HMAC) using the SHA-1 hash function(2005)36 cited
- → Design and Performance Analysis of a Unified, Reconfigurable HMAC-Hash Unit(2007)28 cited
- → A system-level architecture for hash message authentication code(2005)9 cited
- → An FPGA design of a unified hash engine for IPSec authentication(2005)7 cited
- BLAKE Algorithm Evaluation on ARM Processor(2012)