Verilog-A compact model for oxide-based resistive random access memory (RRAM)
2014pp. 41–44
Citations Over TimeTop 10% of 2014 papers
Abstract
We demonstrate a dynamic Verilog-A RRAM compact model capable of simulating real-time DC cycling and pulsed operation device behavior, including random variability that is inherent to RRAM. This paper illustrates the physics and capabilities of the model. The model is verified using different sets of experimental data. The DC/Pulse parameter fitting methodology are illustrated.
Related Papers
- → Size-Dependent Retention Time in NiO-Based Resistive-Switching Memories(2010)125 cited
- → Analysis and modeling of resistive switching mechanisms oriented to resistive random-access memory(2013)7 cited
- → Improvement of Endurance and Data-retention in 40nm TaO<inf>X</inf>-based ReRAM by Finalize Verify(2018)2 cited
- → Observation and Analysis of Bit-by-Bit Cell Current Variation During Data-Retention of TaO<inf>x</inf>-based ReRAM(2018)2 cited
- → Excellent high temperature retention of TiO<inf>x</inf>N<inf>y</inf> ReRAM by interfacial layer engineering(2018)