Reverse Engineering Digital Circuits Using Structural and Functional Analyses

Citations Over TimeTop 10% of 2014 papers

Abstract

Integrated circuits (ICs) are now designed and fabricated in a globalized multivendor environment making them vulnerable to malicious design changes, the insertion of hardware Trojans/malware, and intellectual property (IP) theft. Algorithmic reverse engineering of digital circuits can mitigate these concerns by enabling analysts to detect malicious hardware, verify the integrity of ICs, and detect IP violations. In this paper, we present a set of algorithms for the reverse engineering of digital circuits starting from an unstructured netlist and resulting in a high-level netlist with components such as register files, counters, adders, and subtractors. Our techniques require no manual intervention and experiments show that they determine the functionality of >45% and up to 93% of the gates in each of the test circuits that we examine. We also demonstrate that our algorithms are scalable to real designs by experimenting with a very large, highly-optimized system-on-chip (SOC) design with over 375000 combinational elements. Our inference algorithms cover 68% of the gates in this SOC. We also demonstrate that our algorithms are effective in aiding a human analyst to detect hardware Trojans in an unstructured netlist.

Related Papers

• → HAL—The Missing Piece of the Puzzle for Hardware Reverse Engineering, Trojan Detection and Insertion(2018)84 cited
• → Netlist reverse engineering for high-level functionality reconstruction(2016)83 cited
• → A survey of algorithmic methods in IC reverse engineering(2021)43 cited
• → Automatic netlist scrambling methodology in ASIC design flow to hinder the reverse engineering(2013)8 cited
• A survey of algorithmic methods in IC reverse engineering.(2021)