PEAKASO: Peak-Temperature Aware Scan-Vector Optimization

Citations Over TimeTop 22% of 2006 papers

Abstract

In this paper, an algorithm for scan vector ordering, PEAKASO, is proposed to minimize the peak temperature during scan testing. Given a circuit with scan and the scan vectors, hotspot is predicted by window-based power analysis. The peak temperature on the hotspot is minimized by global scan vector ordering which expedites heat dissipation to ambient air through large thermal gradient. Further peak temperature reduction is achieved by local scan vector reordering based on overheat precompensation. As an output, PEAKASO provides a scan vector order with lower peak temperature. Note that the scan vectors themselves are not changed at all (only the order is changed), and thus there is no impact on fault coverage and no design overhead. Experimental results on benchmark circuits show that 4.3 - 9.7% peak temperature reduction can be achieved, compared with a scan vector order that is optimized only for average power consumption. Such temperature reduction can be very significant in terms of test time reduction (by 40-60%) under the same peak temperature constraint.

Related Papers

• → Scan chain ordering technique for switching activity reduction during scan test(2005)22 cited
• → Scan latch partitioning into multiple scan chains for power minimization in full scan sequential circuits(2002)10 cited
• → Scan Architecture Modification with Test Vector Reordering for Test Power Reduction(2007)3 cited
• → Scan Power Reduction Through Scan Architecture Modification And Test Vector Reordering(2007)1 cited
• → Scan Power Reduction Through Scan Architecture Modification And Test Vector Reordering(2007)