Enabling system-level modeling of variation-induced faults in networks-on-chips
2011pp. 930–935
Citations Over TimeTop 10% of 2011 papers
Abstract
Process Variation (PV) is increasingly threatening the reliability of Networks-on-Chips. Thus, various resilient router designs have been recently proposed and evaluated. However, these evaluations assume random fault distributions, which result in 52%--81% inaccuracy. We propose an accurate circuit-level fault-modeling tool, which can be plugged into any system-level NoC simulator, quantify the system-level impact of PV-induced faults at runtime, pinpoint fault-prone router components that should be protected, and accurately evaluate alternative resilient multi-core designs.
Related Papers
- → Input buffer planning for network-on-chip router design(2010)2 cited
- → Design and implementation of the wormhole virtual channel NoC router(2015)2 cited
- → Design of Router Supporting Multiply Routing Algorithm for NoC(2014)
- Survey on Arbitration Techniques Used in On-Chip Router Architecture(2016)
- Network-on-chip fault detection and router self-test(2014)